- Academics
-
Research
-
Centres
- E-Health Research Centre (EHRC)
- Machine Intelligence & Robotics CoE (MINRO)
- Centre for IT & Public Policy (CITAPP)
- Cognitive Computing CoE (CCC)
- Centre for Accessibility in the Global South (CAGS)
- COMET Tech Innovation Hub (NM-ICPS)
- IIITB Innovation Centre
- Modular Open-Source Identity Platform (MOSIP)
- Centre for Open Societal Systems (COSS)
- Centre for Digital Public Infrastructure | CDPI
-
Labs
- Surgical and Assistive Robotics Lab
- Scalable Data Science and AI Lab
- Graphics-Visualization-Computing-Lab
- Web Science Lab
- Multimodal Perception Lab
- Software Engineering and Analysis Lab
- High Density Electronic Systems Lab
- Networking and Communication Lab
- Remote Sensing, GIS and Spatial Computing Lab
- Indian Knowledge System (IKS) Lab
- Smart City Lab
- Ascend Studio
- Radar Sensing Lab
- CSSMP
- Advanced Wireless Communications Lab
- Speech Lab
- Connected Devices and Wearables Lab
- Outreach
- Publications
- Policy
-
Centres
- Placements
- Campus Life
- Media
- People
- About Us
Assistant Professor
anuj [dot] verma [at] iiitb [dot] ac [dot] in
Education : Ph.D. (IIT Mandi)
Anuj Verma is an Assistant Professor in the Department of Electronics and
Communication Engineering (ECE) at IIIT Bengaluru. He received his Ph.D. in
VLSI Design from the Indian Institute of Technology (IIT) Mandi, where his
research focused on developing hardware-efficient algorithms and VLSI
architectures for advanced channel decoders targeting 5G and beyond (B5G)
wireless communication systems.
Prior to joining IIIT Bengaluru, he worked as a Chief Engineer at Samsung
Research Institute, Bengaluru (SRIB), gaining valuable industry experience in
hardware design and development for advanced image processing and real-world applications.
His research interests focus on advanced digital VLSI architectures for next-generation communication and intelligent systems. His work focuses on the design and optimization of a high-throughput and energy-efficient channel decoders for 5G/B5G/6G standards, along with hardware–software co-design of AI accelerators for edge intelligence. He is particularly interested in reconfigurable and scalable architectures, algorithm–architecture co-design, and design space exploration for efficient real-time signal processing. His research also extends to ASIC/FPGA prototyping, RTL-to-silicon implementation, and system-level integration aligned with modern modem and SoC design practices.