#### **IIIT BANGALORE**



No: MIIT/54/18

Date: 20th March 2018

#### Amendment-I

# Subject: Supply, Installation, testing and commissioning and on-site support of setting up of VLSI Laboratory.

International Institute of Information Technology (IIIT) Bangalore on be-half of Ministry of External Affairs (MEA) invites sealed tenders from eligible bidders for supply, installation, testing & commissioning and on-site support for setting up of **VLSI Laboratory** for Myanmar Institute of Information and Technology (MIIT) at Mandalay in Myanmar on turnkey basis vide IIIT-B MIIT/52/18 dated 23<sup>rd</sup> February 2018

2. The following amendments are made in the above mentioned tender document.

Name of Work	EMD	Last date bid submission	Date opening of bids
Supply, Installation, testing & commissioning and on-site support of VLSI Laboratory		06 <sup>th</sup> April 2018 at 1300 hours	06 <sup>th</sup> April 2018 at 1400 hours

3. The clarifications/responses to the queries listed in the pre-bid meeting are mentioned Annexure I of this amendment.

4.All other terms and conditions remain same.

**Registrar IIIT-Bangalore** 

### International Institute of Information Technology (MIIT Mentoring Cell)

20<sup>th</sup> March 2018

**Tender Reference**:- MIIT/52/18 for supply, installation, testing & commissioning and onsite support for installation and setting up of VLSI Laboratory for Myanmar Institute of Information and Technology (MIIT) at Mandalay in Myanmar on turnkey basis.

Following clarifications are issued in response to the queries received from Prospective bidders:

SI no	Tender Queries	Clause as published in the tender	Remarks/sub mission/Justifi cation	Clarifications/Corrigend a/Amendment
01	Section 1, Clause 2 g	Relevant ISO certificate in IT Infrastructure.	Please allow relevant ISO certificate in Laboratory / Communication and Testing & Measurement equipment's / IT Infrastructure	The change is accepted
02	Section 1, Clause 2 i	The copy of Supply Orders/ Contracts/ Agreements issued by/ signed with Government of India (Ministry/ Department/ Undertaking/ PSU/ Educational Institutions such as IIT's, NIT's, or other such Central Universities/Banking sector/IT-SEZs/Technology parks/ Stock/Commodity exchanges and reputed private organizations including educational institutions in India) for similar work, executed by the bidders in last five years ending December 31st 2017. The bidder should also enclose the completion certificate duly issued by the end user. The bidder should have completed at least ONE similar work not less than Rs. 1.64 Cr OR TWO similar works not less than Rs. 1.02 Cr OR THREE similar works not less than 82 Lakh. The similar work means supply & installation of all/ most of the items mentioned in	Please allow the similar work should mean setup of any scientific/testing and measurement / forensic/ securedmessaging/communic ation lab/ TV studio lab/IT Lab. This will help in bringing more bidders participation.	The tender conditions, ask for experience in similar work undertaken by the bidder. Hence, scientific lab/communication lab is also part of similar work already outlined in the tender terms and conditions

		this tender document in a		
		single project on turn-key		
		basis in India/abroad.		
03	Section 2, Clause 1	The delivery and installation at site(s) must be completed within 60 days from the date of placement of supply order by IIIT Bangalore. All the necessary spare parts and tools required for installation and commissioning of the tendered item will have to be supplied along with the tendered items. The custom clearance of the equipment would be facilitated by Indian Mission in Myanmar. The tendered equipment will be exempted from payment of Myanmar custom duties. It is mandatory for the bidders who respond to this bid to meet these expectations as time is the essence of this contract and is tightly linked to completing the project within the available time frame.	Please allow minimum 160 days for supply, installation, testing and commissioning of VLSI lab at MIIT, Mandalay, Myanmar instead of 60 days as sourcing of such items is time consuming including dispatch & clearance formalities.	The change is partially accepted. The revised delivery and installation is now 90 days
04	Section 3, Clause 7	i. IIIT Bangalore shall release 5% of the payment upon purchase order subject to receipt of the performance bank guarantee as outlined in clause 8 below. ii. IIIT Bangalore shall release 35% of the payment upon dispatch of the tendered items subject to submission of original shipping documents and BL. iii. IIIT Bangalore shall release 30% of the payment upon delivery of the tendered items at MIIT subject to satisfactory certificate of receipt by Embassy of India, Yangon and/or MIIT/IIIT-Bangalore. iv. Payment of 30% of the purchase order value will be made after physical verification by a Project	Please allow 70% payment on dispatch against submission of original invoice packing list, copy of bill lading / AWB and copy of insurance & the balance eof 30 % against installation, testing and commissioning duly signed by Embassy of India and /or MIIT/ or IIIT Bangalore.	The current payment terms are already in effect for the other tenders being administered for this project. The change is not accepted.

05	Section III, Clause 1, sub clause 1.2	Monitoring Committee (PMC). v. In case of foreign bidders who quoted in US \$, letter of credit(LC) will be opened and payment would be released as per 7(i), 7(ii), 7(iii) and 7(iv). 2.Bidders should quote the prices in INR or in US \$ and as per the format given in Price Schedule at Section – V of this document.	Kindly correct payment terms sub point –V and delete foreign bidder.	The change is not accepted.
06	Section 1, Clause g	Relevant ISO certificate in IT Infrastructure.	Please allow ISO Certificate in the IT Infrastructure, Test & measurement Equipment & Laboratory Infrastructure.	The query is answered in SI no 1.
07	Section II, Clause 4.2	The bidder should also enclose the completion certificate duly issued by the end user. The bidder should have completed at least ONE similar work not less than Rs. 1.64 Cr OR TWO similar works not less than Rs. 1.02 Cr OR THREE similar works not less than 82 Lakh. The similar work means supply & installation of all/ most of the items mentioned in this tender document in a single project on turn-key basis in India/abroad.	Please allow past experience as setting up of any Technical IT lab / Education/ Scientific Research Laboratory as products desired are used for teaching / or use in Embedded IT Systems solution.	The query is answered in SI no 2.
08	Section II, Clause 1	Delivery Period / Project Timelines: The delivery and installation at site(s) must be completed within 60 days from the date of placement of supply order by IIIT Bangalore.	Please allow more time for delivery & completion at site i.e. minimum 190 days from the date of placement of supply order by IIIT Bangalore.	The change is partially accepted. The revised delivery and installation is now 90 days
09	Section III, Clause 7	Payment Terms: Payments: i. IIIT Bangalore shall release 5% of the payment upon purchase order subject to receipt of the performance bank guarantee as outlined in clause 8 below. ii. IIIT Bangalore shall release 35% of the payment upon dispatch of the tendered items subject	Please change payment terms to market friendly for wider participation and competitive price. 90% payment against the submission of proof of Delivery and 10% balance payment of the purchase order value made after physical verification by a End	The current payment terms are already in effect for the other tenders being administered for this project. <b>The</b> <b>change is not accepted.</b>

	Γ	to submission of outstand	upper and automication of 4000	
		to submission of original	user and submission of 10%	
		shipping documents and	Performance Bank Guarantee	
		BL. iii. IIIT Bangalore shall		
		release 30% of the		
		payment upon delivery of		
		the tendered items at MIIT		
		subject to satisfactory		
		certificate of receipt by		
		Embassy of India, Yangon		
		and/or MIIT/IIIT-Bangalore.		
		iv. Payment of 30% of the		
		purchase order value will		
		be made after physical		
		verification by a Project		
		Monitoring Committee		
		(PMC).		
		v. In case of foreign bidders		
		who quoted in US \$, letter		
		of credit(LC) will be opened		
		and payment would be		
		released as per 7(i), 7(ii),		
		7(iii) and 7(iv).		
10	Marrant.	All the items several in the	Pacad on last faw IIIT	The warranty required is for 2 years
10	Warranty	All the items covered in the	Based on last few IIIT Bangalore tenders &	The warranty required is for 2 years.
		schedule of requirements,	corrigendum issued, our	
		shall carry minimum 5 (five) years on site	technical team had noticed	
		comprehensive warranty	the warranty desired, is 2	
		from the date of its	Years. However in this	
		installation &	particular case the warranty	
		commissioning. The bidder	desired is 5 years. Please	
		must undertake to provide	clarifiy.	
		the installation and		
		warranty service in		
		Myanmar. The repairing/		
		rectification/ replacement/		
		configuration required, if		
		any, must be done at site		
		only. During the warranty,		
		all complaints should be		
		rectified within 7 days from		
		the time of complaint. In		
		case the rectification of		
		fault involves replacement		
		of some hardware the		
		same should be carried out		
		within 21 days from the		
		date of intimation. Failure		
		to do so would result in the		
		invoking of the PBG. The		
		PBG will be released by IIIT		
		Bangalore only after the submission of satisfactory		
		L SUULUSSION OF SAUSTACTORV		

		<b>f</b>		1
		performance certificate		
		issued by MIIT / Indian		
		Mission & end-user after		
		the completion of warranty		
		period. The Purchaser		
		reserves the right to reject		
		any set of equipment found		
		defective within 30 days		
		after the date of		
		acceptance of equipment.		
		The cost towards		
		replacement will have to		
		be borne by the supplier.		
11	Section 1, clause g	Relevant ISO certificate in	Kindly amend the relevant ISO	The query is answered in SI no 1.
	, ,	IT Infrastructure.	certificate in IT infrastructure	
			to relevant ISO in laboratory	
			Infrastructure/IT	
			infrastructure and	
			measurement equipment as	
			VLSI is part of all these	
12	Continue II alarea d.C.		infrastructure field's.	
12	Section II, clause 4.2	The copy of Supply Orders/	Similar work should mean	The query is answered In SI no 2.
		Contracts/ Agreements issued by/ signed with	setup of any scientific /ICT or IT lab instead of lab with	
		Government of India	similar items. We request that	
		(Ministry/ Department/	this definition should be	
		Undertaking/ PSU/	changed wherever its	
		Educational Institutions	appearing in the tender	
		such as IIT's, NIT's, or other	document.	
		such Central		
		Universities/Banking	Also such VLSI FPGA board	
		sector/IT-SEZs/Technology	/products are not sold	
		parks/ Stock/Commodity	separately in banking sector	
		exchanges and reputed	or stock markets or	
		private organizations	commodity exchange. We	
		including educational	therefore request you to	
		institutions in India) for	delete the experience	
		similar work, executed by	required from such sector	
		the bidders in last five years ending December	banking , stock or commodity exchange sector since such	
		31st 2017. The bidder	products are part of scientific	
		Tender Document for	laboratory /ICT or IT	
		Supply, Installation,	(Information Technology) labs	
		Testing,Commissioning(SIT		
		C) and onsite support for		
		VLSI Laboratory of MIIT		
		project, Mandalay,		
		Myanmar 8 of 31 should		
		also enclose the		
		completion certificate duly		
		issued by the end user. The		
		bidder should have		
		completed at least ONE similar work not less than		
		Rs. 1.64 Cr OR TWO similar		
		works not less than Rs. 1.02		
		Cr OR THREE similar works		
L	1	o. on thitle similar works	1	<u> </u>

		not less than 82 Lakh. The similar work means supply & installation of all/ most of the items mentioned in this tender document in a single project on turn-key basis in India/abroad.		
13	Section II, Clause 1	The delivery and installation at site(s) must be completed within 60 days from the date of placement of supply order by IIIT Bangalore. All the necessary spare parts and tools required for installation and commissioning of the tendered item will have to be supplied along with the tendered items. The custom clearance of the equipment would be facilitated by Indian Mission in Myanmar. The tendered equipment will be exempted from payment of Myanmar custom duties. It is mandatory for the bidders who respond to this bid to meet these expectations as time is the essence of this contract and is tightly linked to completing the project within the available time frame.	Please extend the period of delivery and installation at site(s) from 60 days to 150 days from the date of placement of supply order from IIIT Bangalore as these products are not available on shelf in market. Moreover this would require more packing custom clearance in dispatch country and thereafter custom clearance process in host country. Time frame of 60 days is too less for delivery, installation and commissioning at site.	The change is partially accepted. The revised delivery and installation is now 90 days
14	Section III, Clause 6	All the items covered in the schedule of requirements, shall carry minimum 5 (five) years on site comprehensive warranty from the date of its installation & commissioning.	Kindly restrict warranty 3 years for the items required in this tender as the support may not be available beyond 2 years such products get technological advance on fast track mode.	The query is already answered in S.No 10 above.
15	Section III, Clause 7	i. IIIT Bangalore shall release 5% of the payment upon purchase order subject to receipt of the performance bank guarantee as outlined in clause 8 below. ii. IIIT Bangalore shall release 35% of the payment upon dispatch of the tendered items subject to submission of original shipping documents and BL. iii. IIIT Bangalore shall release	Request to change the payment terms as following. 1. IIIT Bangalore shall release 5% of the payment upon purchase order subject to receipt of the performance bank guarantee as outlined in clause 8 below. 2. IIIT Bangalore shall release 75% of the payment upon dispatch of the tendered items subject to submission	The current payment terms are already in effect for the other tenders being administered for this project. <b>The</b> <b>change is not accepted.</b>

			terminology everything is binary. ie., it is either 0 or 1.	Annexure II
22	Page 19, Point 1	SDRAM (MB): 128 or more	kindly change it to be read as Block memory (Kbits): Minimum 4k or more. In computer science	Please see the revised specifications in
		more	cannot be in MB for this particular size board as it is offered in KB (Kbits). We therefore request you to kindly change it to be read as	Annexure II
21	Page 19, Point 1	implementation of VLSI designs Block Memory (MB) : 4 or	FPGA board -2 block memory	Please see the revised specifications in
20	Page 19, Point 6	Software suite to accompany the FPGA boards, for high level design, verification and	Please confirm if the Software required is Processor based or on Per Node basis.	Please see the revised specifications in Annexure II
19	Page 19, Item No 15 & 16		The specifications are not genric since it is from single OEM.	Please see the revised specifications in Annexure II
18	Page 19, Point 5 & 6		The specifications are not genric since it is from single OEM.	Please see the revised specifications in Annexure II
	7, 8, 9, 10, 11, 12, 13 & 14		genric since it is from single OEM.	Annexure II
17	Page 19, Point 1, 2, 3, 4,		required is Processor based for 100 users or on Per node/system basis for 100 users The specifications are not	Please see the revised specifications in
			6 as per the schedule of requirement page no 20 ans also confirm if the software	
16			Please provide the specification for the software suite item mentioned at SI no	Please see the revised specifications in Annexure II
		30% of the payment upon delivery of the tendered items at MIIT subject to satisfactory certificate of receipt by Embassy of India, Yangon and/or MIIT/IIIT-Bangalore. iv. Payment of 30% of the purchase order value will be made after physical verification by a Project Monitoring Committee (PMC). v. In case of foreign bidders who quoted in US \$, letter of credit(LC) will be opened and payment would be released as per 7(i), 7(ii), 7(iii) and 7(iv).	of original shipping documents and BL/AWB. 3.Payment of 20% of the purchase value will be made after physical verification by a project mentoring committee. Since bidders are allowed to quote in INR or USD , we request you to modify clause V, as clause 4 to be read as incase of bidders who quotes in US\$ , letter of credit (LC) will be opened and payment would be released as per payment milestones.	

		elements/cells: 15,000 or more Block memory (Mb): 4 or more Multipliers/DSP slices: 240 or more PLLs: 5 or more Board specs: SDRAM (Mb): 128 or more Flash (Mb): 128 or more Clock: 100 MHz oscillator I/O interfaces/Connectors: Ethernet, USB HID, USB- UART bridge, VGA Other: Accelerometer, audio output, microphone, temperature sensor Displays: Two or more 7- segment	for-ece-curriculum/	
25	Page 19, Point 2	HID, USB-UART bridge, VGA FPGA boards – Type 2 FPGA specs: Logic	https://store.digilentinc.com/ nexys-4-ddr-artix-7-fpga- trainer-board-recommended-	Please see the revised specifications in Annexure II
24	Page 19, Point 1	FPGA boards – Type 1 FPGA specs: Logic elements/cells: 32,000 or more Block memory (kb): 1,800 or more Multipliers/DSP slices: 90 or more PLLs: 4 or more Board specs: SDRAM (Mb): 8 or more Flash (Mb): 32 or more Clock: 100 MHz oscillator I/O interfaces/Connectors: USB	https://store.digilentinc.com/ basys-3-artix-7-fpga-trainer- board-recommended-for- introductory-users/	Please see the revised specifications in Annexure II
23	Page 20, Point 6	Software suite to accompany the FPGA boards, for high level design, verification and implementation of VLSI designs	Two values. So everything comes out to be a power of 2. The megabyte was designed thinking about the SI unit convention as power of 10. Like 1 MB is 106. But MiB was designed for power of 2. 1Mib is 2 power 20. Instead of power of 10. Therefore memory type mentioned is incorrect. Please change it to SDRAM )ie, Mib Mebibyte : 128 or more. It is not clear if the license is required per user / node base or processor based. Kindly clarify.	Please see the revised specifications in Annexure II

26	Page 19, Point 3	FPGA board with an on board processor	https://store.digilentinc.com/ zedboard-zyng-7000-arm-7- fpga-soc-development-board/	Please see the revised specifications in Annexure II
		FPGA specs: Logic elements/cells: 13,000 or more Block memory (kb): 500 or more Multipliers/DSP slices: 200 or more PLLs: 4 or more Board specs: Onboard processor: ARM Cortex A9 or equivalent SDRAM (Mb): 512 or more Flash (Mb): 256 or more Clock: 33 MHz and 100 MHz oscillator I/O interfaces/Connectors: Ethernet, LPC FMC, HDMI output, SD card, USB, USB- UART bridge, VGA Other: Audio, headphone, microphone connectors Display: OLED		
27	Page 19, Point 4	25 FPGA boards – 4 FPGA specs: Logic elements/cells: 200,000 or more Block memory (Mb): 12 or more Multipliers/DSP slices: 700 or more PLLs: 8 or more	https://store.digilentinc.com/ genesys-2-kintex-7-fpga- development-board/	Please see the revised specifications in Annexure II
		Board specs: SDRAM (Mb): 512 or more Flash (Mb): 128 or more Clock: 100 MHz oscillator I/O interfaces/Connectors: Ethernet, HDMI source and sink, MicroSD card, USB HID, USB-UART bridge Other: Audio codec Displays: OLED		
28	Page 20, Point 5	Advanced Development/Connectivity FPGA kit FPGA specs: Logic elements/cells: 650,000 or more Block memory (Mb): 50 or more Multipliers/DSP slices: 3500 or more Board specs: SDRAM (Gb): 8 or more Flash (Mb): 32 or more Clock: Two 200 MHz or more, one each for FPGA and memory. Programmably oscillator I/O interfaces/Connectors:	https://store.digilentinc.com/ netfpga-sume-virtex-7-fpga- development-board/	Please see the revised specifications in Annexure II

		FMC HPC, PCI express (8- lane), SFP/SFP+ cages (4),		
		USB-UART		
29	Page 20, Point 6	Software suite to		Please see the revised specifications in
29	Page 20, Point o			Please see the revised specifications in Annexure II
		accompany the FPGA boards, for high level		Annexure n
		design, verification and		
		implementation of VLSI		
		designs		
30	Page 20, Point 7	DC motor driver interface	https://store.digilentinc.com/	Please see the revised specifications in
		board 🛛 Drive a DC motor	pmod-hb3-h-bridge-driver-	Annexure II
		with operating voltage up	with-feedback-inputs/	
		to 12V 🛛 Separate header		
		for external motor		
		feedback 2 2A H-bridge		
		circuit PCB size: 1.2 in ×		
		0.8 in		
31	Page 20, Point 8	Thermometer/thermostat	https://store.digilentinc.com/	Please see the revised specifications in
		interface board 🛛	pmod-tmp2-temperature-	Annexure II
		Programmable over and	sensor/	
		under-temperature control		
		pins 🛛 16-bit ambient		
		temperature sensor.		
		Typical accuracy better		
		than 0.25°C. 🛛 No		
		calibration required. 240 ms continuous conversion		
		time		
32	Page 20, Point 9	Digital to Analog Converter	https://store.digilentinc.com/	Please see the revised specifications in
	C ,	(DAC) board 🛛 Two 8-bit	pmod-da1-four-8-bit-d-a-	Annexure II
		DACs 🛛 Four D/A	outputs/	
		conversion channels 🛛	•	
		Maximum conversion rate		
		of 1.875 MSa/s		
33	Page 20, Point 10	Keypad interface 🛛 16	https://store.digilentinc.com/	Please see the revised specifications in
		momentary push-buttons 🛛	pmod-kypd-16-button-	Annexure II
		Can detect simultaneous	keypad/	
		button presses 🛛 Isolated		
		rows and columns		
34	Page 20, Point 11	7-segment interfacing 🛛	https://store.digilentinc.com/	Please see the revised specifications in
		Two-digit high brightness	pmod-ssd-seven-segment-	Annexure II
		seven-segment display 🛛	display/	
		Easily view a counter or		
		timer 🛛 Common Cathode		
25		configuration		
35	Page 20, Point 12	Analog to Digital Converter	https://store.digilentinc.com/	Please see the revised specifications in
		(ADC) board 🛛 Two	pmod-ad1-two-12-bit-a-d-	Annexure II
		channel, 12-bit analog-to-	inputs/	
		digital converter 🛛		
		Simultaneous A/D		
		conversion at up to one		
		MSa/s per channel I Two		
		2-pole Sallen-Key anti-alias		
		filters I PCB size: 0.95 in × 0.8		
36	Page 20, Point 13	LCD display 🛛 16×2	https://store.digilentinc.com/	Please see the revised specifications in
50	1 46 20, 1 0111 10	character LCD with parallel	pmodclp-character-lcd-with-	Annexure II
		interface 2 192 predefined	parallel-interface/	
		interface in 192 predefined		

		characters including 93 ASCII characters 2 Up to 8 user-definable characters 2		
		Read and write capability to and from the display		
37	Page 20, Point 14	Stepper motor driver 2 For 4 and 6-pin motors 2 Can	https://store.digilentinc.com/ pmod-step-stepper-motor-	Please see the revised specifications in Annexure II
		drive both motors simultaneously 🛙 Multiple	driver/	
		LEDs to indicate signal propagation 🛛 Jumper for		
		optional external power		
38	Page 21, Point 15	VLSI Design front-end CAD tools suite: Circuit		Please see the revised specifications in Annexure II
		simulation, layout and		
		verification • Schematic capture, netlisting,		
		simulation setup and		
		results viewing • Physical		
		layout • Editing, schematic-driven layout,		
		and top-level floorplanning		
		and routing • High-		
		performance circuit simulation for analog and		
		RF circuits that provides:		
		o Accurate, fast device		
		noise analysis in time and		
		frequency domains o Single-run Transient, DC,		
		AC sensitivity analyses o		
		Multi-tone Harmonic		
		Balance & Shooting		
		analyses o Device model libraries to include leading		
		MOS, bipolar and MESFET		
		transistor models such as		
		BSIM3v3.x, BSIM4.3, EKV, Philips MM9 & MM11,		
		SPv32, HiSIM, Mextram,		
		VBIC, and HICUM o Real-		
		time Design Tuning o		
		Optimization o Post- processing o Power		
		consumption analysis o		
		Circuit and models profiling		
		o Comprehensive		
		waveforms viewing & analysis o Results browsing,		
		sorting & filtering o Monte		
		Carlo analysis o		
		Incremental, dynamically		
		controlled convergence o Monte Carlo acceleration		
		using accuracy controlled		
		metamodels o Native		
		Multi-threading,		
		Distributed Processing o		

r	I	1	
		Customizable aging models	
		for aging, statistical aging	
		and aging sensitivity	
		simulations o Single-kernel	
		Electro-thermal analysis	
		solving full electrothermal	
		system to accurately	
		predict self-heating and	
		thermal coupling o	
		Advanced user-defined	
		static and dynamic SOA	
		checks o Analog and mixed-	
		signal defect coverage,	
		measuring likelihood-	
		weighted test coverage of	
		defects • RF specific circuit	
		simulation capabilities: o	
		Full-chip RF IC verification	
		for wireless applications o	
		Seamless integration with	
		other IC design flows o	
		Closed-loop phase noise	
		analysis for PLLs and	
		frequency synthesizers o	
		Multi-tone steady-state	
		analysis o Modulated	
		steady-state analysis with	
		RF/baseband partitioning o	
		Built-in optimization	
		capability • Physical	
		verification tool: o	
		Common verification for	
		analog, digital and mixed-	
		signal flows o Full support	
		for VHDL, Verilog,	
		SystemVerilog, VHDLAMS,	
		Verilog-A/MS, SystemC o	
		Unified coverage-driven	
		mixed-signal verification o	
		Enable top-down design	
		and bottom-up verification	
		of multi-million gate	
		circuits o Physical	
		verification for flat and	
		hierarchical algorithms o	
		Transistor-level, gate-level	
		and hierarchical parameter	
		extraction and back	
		annotation	
39	Page 21, Point 16	EDA suite for HDL	Please see the revised specifications in
59	1 age 21, FUIIL 10	synthesis, design,	Annexure II
		verification of ASICs and	
		FPGAs 🛛 HDL design	
		environment:	
		a Craata analyza and	
		o Create, analyze and	
		manage complex FPGA and	
L		ASIC designs in VHDL,	

	Verilog and System Verilog	
	o Design checking rules and	
	rulesets o Interactive HDL	
	visualization and creation o	
	Debug and analysis	
	features o Concurrent	
	design entry and checking	
	o Efficient creation of RTL	
	designs using text, tables,	
	and graphics 🛛 FPGA	
	synthesis tool: o Support	
	for Altera, Lattice,	
	Microsemi and Xilinx o	
	Vendor independent FPGA	
	debug and validation o	
	Fully automatic, partition-	
	based, incremental	
	synthesis o Integrated with	
	incremental place-and-	
	route o Automated	
	exploration of synthesis	
	implementation options o	
	Control options for	
	frequency, area and	
	runtime o Mixed language	
	support with SystemVerilog	
	o ASIC prototyping support	
	Verification tool: o Code	
	coverage and analysis	
	tools: Statement,	
	expression, condition, FSM,	
	etc. o Easy to use GUI o	
	Support for Verilog, VHDL	
	and SystemVerilog 🛛 SoC	
	verification tool	
40		Installation and training for
		FPGA boards (by certified
		trainers)
41		Installation and training for
·-		CAD tools (by certified
		trainers)
		tunicity

#### **ANNEXURE II**

## **Revised Schedule of Requirements**

SI No	Tender Specifications	Quantity
1	FPGA boards – 1	100
	<u>FPGA specs</u> :	
	Logic elements/cells: 32,000 or more Block memory (kb): 1,800 or more	
	Multipliers/DSP slices: 90 or more	
	PLLs: 4 or more	
	Board specs:	
	SDRAM (Mb): 8 or more	
	I/O interfaces/Connectors: USB, VGA	
2	FPGA boards – 2	50
	<u>FPGA specs</u> :	
	Logic elements/cells: 15,000 or more	
	Block memory (Mb): 1.5 or more	
	Multipliers/DSP slices: 100 or more	
	PLLs: 4 or more	
	Board specs:	
	SDRAM (Mb): 64 or more	
	I/O interfaces/Connectors: USB, VGA	
	Other: Accelerometer, audio output, microphone, temperature sensor	
	Displays: Two or more 7-segment	
3	FPGA board with an onboard processor	25
	FPGA specs:	
	Logic elements/cells: 13,000 or more	
	Block memory (kb): 500 or more	
	Multipliers/DSP slices: 200 or more	
	PLLs: 4 or more	
	Board specs:	
	Onboard processor: ARM Cortex A9 or equivalent	
	SDRAM (Mb): 64 or more	
	I/O interfaces/Connectors: Ethernet, SD card, USB, USB-UART bridge, VGA	
	Other: Audio, headphone, microphone connectors	
	Display: OLED or Seven Segment	

4	FPGA boards – 4	10
	FPGA specs:	
	Logic elements/cells: 100,000 or more	
	Block or embedded memory (Mb): 5 or more	
	Multipliers/DSP slices: 200 or more	
	PLLs: 6 or more	
	Board specs:	
	SDRAM (Mb): 64 or more	
	Clock: 50 MHz or more oscillator	
	I/O interfaces/Connectors: Ethernet, MicroSD card, USB HID, USB-UART bridge	
	Other: Audio codec	
	Displays: OLED or LCD	
5	Advanced Development/Connectivity FPGA kit	10
	FPGA specs:	
	Logic elements/cells: 650,000 or more	
	Block memory (Mb): 50 or more	
	Multipliers/DSP slices: 3500 or more	
	Board specs:	
	SDRAM/DDR3 (Gb): 8 or more	
	Flash (Mb): 32 or more	
	Programmable oscillator	
	I/O interfaces/Connectors: FMC HPC, PCI express, SFP/SFP+ cages (4)	
6	Software suite to accompany the FPGA boards, for high level design, verification	100 users
	and implementation of VLSI designs	
7	Motor interface board	25
	<ul> <li>Drive a DC motor with operating voltage up to 12V</li> </ul>	
	Header for external motor feedback	
8	Temperature interface board	25
	<ul> <li>12 or more bit ambient temperature sensor.</li> </ul>	
	<ul> <li>Typical accuracy better than 1ºC.</li> </ul>	
	No calibration required.	
9	Digital to Analog Converter (DAC) board	25
	Two 8-bit DACs	
10	Keypad interface	25
	16 momentary push-buttons	
	Can detect simultaneous button presses	
	Isolated rows and columns	
11	7-segment interfacing	25

14       VLSI Design front-end CAD tools suite: Circuit simulation, layout and verification       50 use verification         •       Schematic capture, netlisting, simulation setup and results viewing       •         •       Physical layout       •         •       Editing, schematic-driven layout, and top-level floorplanning and routing       •         •       High-performance circuit simulation for analog and RF circuits that provides:       •         •       Accurate, fast device noise analysis in time and frequency domains       •         •       Single-run Transient, DC, AC sensitivity analyses       •         •       Device model libraries to include leading MOS, bipolar and MESFET transistor models       •         •       Real-time Design Tuning       •       Optimization         •       Post-processing       •       Power consumption analysis         •       Circuit and models profiling       •       Comprehensive waveforms viewing & analysis         •       Results browsing, sorting & filtering       •       Monte Carlo analysis         •       Incremental, dynamically controlled convergence       •       Monte Carlo acceleration using accuracy controlled meta-models         •       Native Multi-threading, Distributed Processing       •       Single-kernel Electro-thermal analysis solving full electro-thermal system to accurately predict se	12	<ul> <li>Two-digit high brightness seven-segment display</li> <li>Easily view a counter or timer</li> <li>Common Cathode configuration</li> <li>Analog to Digital Converter (ADC) board</li> <li>Two channel, 12-bit analog-to-digital converter</li> <li>Simultaneous A/D conversion at up to one MSa/s per channel</li> <li>Two 2-pole Sallen-Key anti-alias filters</li> <li>Display board</li> <li>16×2 character LCD with parallel interface</li> <li>192 predefined characters including 93 ASCII characters</li> <li>Up to 8 user-definable characters</li> <li>Read and write capability to and from the display</li> </ul>	25 25
<ul> <li>Physical layout</li> <li>Editing, schematic-driven layout, and top-level floorplanning and routing</li> <li>High-performance circuit simulation for analog and RF circuits that provides:         <ul> <li>Accurate, fast device noise analysis in time and frequency domains</li> <li>Single-run Transient, DC, AC sensitivity analyses</li> <li>Device model libraries to include leading MOS, bipolar and MESFET transistor models</li> <li>Real-time Design Tuning</li> <li>Optimization</li> <li>Post-processing</li> <li>Power consumption analysis</li> <li>Circuit and models profiling</li> <li>Comprehensive waveforms viewing &amp; analysis</li> <li>Results browsing, sorting &amp; filtering</li> <li>Monte Carlo analysis</li> <li>Incremental, dynamically controlled convergence</li> <li>Monte Carlo acceleration using accuracy controlled meta-models</li> <li>Native Multi-threading, Distributed Processing</li> <li>Single-kernel Electro-thermal analysis solving full electro-thermal system to accurately predict self-heating and thermal coupling</li> </ul> </li> <li>RF specific circuit simulation capabilities:         <ul> <li>Closed-loop phase noise analysis for PLLs and frequency</li> </ul> </li> </ul>	14	VLSI Design front-end CAD tools suite: Circuit simulation, layout and	50 users
<ul> <li>Single-run Transient, DC, AC sensitivity analyses</li> <li>Device model libraries to include leading MOS, bipolar and MESFET transistor models</li> <li>Real-time Design Tuning</li> <li>Optimization</li> <li>Post-processing</li> <li>Power consumption analysis</li> <li>Circuit and models profiling</li> <li>Comprehensive waveforms viewing &amp; analysis</li> <li>Results browsing, sorting &amp; filtering</li> <li>Monte Carlo analysis</li> <li>Incremental, dynamically controlled convergence</li> <li>Monte Carlo acceleration using accuracy controlled meta-models</li> <li>Native Multi-threading, Distributed Processing</li> <li>Single-kernel Electro-thermal analysis solving full electro-thermal system to accurately predict self-heating and thermal coupling</li> <li>RF specific circuit simulation capabilities:</li> <li>Closed-loop phase noise analysis for PLLs and frequency</li> </ul>		<ul> <li>Physical layout</li> <li>Editing, schematic-driven layout, and top-level floorplanning and routing</li> <li>High-performance circuit simulation for analog and RF circuits that</li> </ul>	
<ul> <li>Multi-tone steady-state analysis</li> <li>Built-in optimization capability</li> <li>Physical verification tool:</li> </ul>		<ul> <li>Single-run Transient, DC, AC sensitivity analyses</li> <li>Device model libraries to include leading MOS, bipolar and MESFET transistor models</li> <li>Real-time Design Tuning</li> <li>Optimization</li> <li>Post-processing</li> <li>Power consumption analysis</li> <li>Circuit and models profiling</li> <li>Comprehensive waveforms viewing &amp; analysis</li> <li>Results browsing, sorting &amp; filtering</li> <li>Monte Carlo analysis</li> <li>Incremental, dynamically controlled convergence</li> <li>Monte Carlo acceleration using accuracy controlled meta-models</li> <li>Native Multi-threading, Distributed Processing</li> <li>Single-kernel Electro-thermal analysis solving full electro-thermal system to accurately predict self-heating and thermal coupling</li> <li>RF specific circuit simulation capabilities:</li> <li>Closed-loop phase noise analysis for PLLs and frequency synthesizers</li> <li>Multi-tone steady-state analysis</li> </ul>	

	<ul> <li>Full support for Verilog</li> </ul>	
	<ul> <li>Unified coverage-driven mixed-signal verification</li> </ul>	
	<ul> <li>Enable top-down design and bottom-up verification of multi-</li> </ul>	
	million gate circuits	
	<ul> <li>Physical verification for flat and hierarchical algorithms</li> </ul>	
	<ul> <li>Transistor-level, gate-level and hierarchical parameter extraction</li> </ul>	
	and back annotation	
15	EDA suite for HDL synthesis, design, verification	50 users
	HDL design environment:	
	<ul> <li>Create, analyze and manage complex designs in VHDL, Verilog and</li> </ul>	
	System Verilog	
	<ul> <li>Design checking rules and rulesets</li> </ul>	
	<ul> <li>Interactive HDL visualization and creation</li> </ul>	
	<ul> <li>Debug and analysis features</li> </ul>	
	<ul> <li>Concurrent design entry and checking</li> </ul>	
	<ul> <li>Efficient creation of RTL designs using text, tables, and graphics</li> </ul>	
	FPGA synthesis tool:	
	<ul> <li>Support for Altera, Lattice, Microsemi and Xilinx</li> </ul>	
	<ul> <li>Vendor independent FPGA debug and validation</li> </ul>	
	<ul> <li>Fully automatic, partition-based, incremental synthesis</li> </ul>	
	<ul> <li>Integrated with incremental place-and-route</li> </ul>	
	<ul> <li>Automated exploration of synthesis implementation options</li> </ul>	
	<ul> <li>Control options for frequency, area and runtime</li> </ul>	
	Verification tool:	
	<ul> <li>Easy to use GUI</li> </ul>	
	<ul> <li>Support for Verilog, VHDL SoC verification tool</li> </ul>	