

# **Fault Injection Framework to Study Soft Error Resilience on FPGA**

Jhalak Sharma<sup>1</sup>, Dr. Otmane Ait Mohamed<sup>2</sup>, Dr. Nanditha Rao<sup>3</sup> 1-IIIT-Bangalore (India) 2-ConcordiaUniversity, Montreal (Canada) 3-IIIT-Bangalore (India)



### **GOAL:**

To design a controller-based fault injection framework for RISC-V core, program it on FPGA and to study the probability of multiple bit-flips.

# **INTRODUCTION:**

- Soft errors are random, non-recurring change of register states due to energetic particles interacting with silicon.
- As technology node scales down, the radiation particles with lesser energies could induce a soft error in adjacently places gates/transistor.
- Reduced voltage and shrinking node capacitance makes the devices more susceptible to soft errors.



CLK Q

# **RESULTS:**



**Fig 8. Fault injection Framework** 

#### **Observations:**



#### **Experimental Setup:**

- Source code
- FPGA implementation Xilinx Vivado

– Verilog

- FPGA Board – Digilent Basys3 Artix-7
- Technology node -28nm
- Scripting/Automation Python



• Significant impact on Circuit reliability.

#### Why FPGA?

- Re-configurable feature unlike ASICs
- Re-programmable inflight/remotely
- Permit to integrate several digital functional units in one FPGA
- Radiation effects are challenging due to:
- Device features are now comparable to radiation interaction characteristics
- Space environment knowledge
- Rapid evolution of technology



Fig.3 Radiation interacting silicon, generating transient Source: CERN

Fig. 11 FPGA Layout of the circuit with error injected (c6288) **Blue- LUT, Red – Flip-flops** 

Fig. 12 Highlighted spots are vulnerable FPGA resources.

FF

Wire

LUT





Fig. 13 Single and Multiple Bit-flips Statistics for ISCAS-85 benchmarks with flip-flops added to input and output nodes Fig. 14 Vulnerable FPGA resources corresponding to multiple bit upsets

#### **Conclusions:**

- Number of multiple flips (>2) is substantial in most circuits
- Memory element (flip-flops) and the interconnects are the most vulnerable component on the FPGA, which can corrupt multiple outputs.

• Single radiation interaction with silicon can propagate to multiple gates/transistor.

# **REFERENCES:**

1. ABDUL RAFAY KHATRI, M. M. (n.d.). Instrumentation Technique for FPGA based Fault Injection Tool. Recent Advances in Financial Planning and Product Development.

2. Ghazanfar Asadi, M. B. (2005). Soft Error Rate Estimation and Mitigation for SRAM Based FPGAs. FPGA'05, February 20–22, 2005, Monterey, California, USA., (p. 12).

3. Haissam Ziade1, R. A. (2011). A New Fault Injection Approach to Study the Impact of Bitflips in the Configuration of SRAM-Based FPGAs. The International Arab Journal of Information Technology.

4. https://www.microsemi.com/product-directory/reliability/4883-see

**CONTACT INFO:** 1. jhalak.sharma@iiitb.org (IIIT-Bangalore, India)

2. ait@ece.concordia.ca (Concordia University, Montreal, Canada)

3. nanditha.rao@iiitb.ac.in (IIIT-Bangalore, India)