

# Call for Applications for IIIT-B Summer Research Internship Program SRIP 2025

Applications are invited from interested students to the IIIT-B Summer Internship Program (SRIP) 2025. This is a unique internship programme being offered at IIIT-B for giving engineering students an opportunity to work on a real-world funded research project.

## Programme Details

Further details regarding SRIP 2025 are as follows:

<b>Name of programme</b>	IIITB Summer Research Internship Program (SRIP) 2025
<b>Minimum eligibility</b>	Students who have completed (or completing) 2 <sup>nd</sup> Year in BE/BTech/Integrated MTech can apply. Specific projects may have additional minimum eligibility requirements. Open to IIIT-B students as well as students from other institutions.
<b>Stipend and Certificate</b>	Internship certificate will be paid upon satisfactory completion of the internship. Where available, stipend will be notified in the internship offer letter.
<b>Internship Dates</b>	A minimum of 8 weeks cumulative duration between May 15 – July 31, 2025
<b>Hybrid Mode</b>	Mandatory 4 weeks of on-campus work between May 15-June 30 as per availability of project guide. Remaining 4 weeks of work to be completed remotely
<b>Hostel Facility</b>	Limited hostel facility available for on-campus work for outstation candidates. Applicable fees of Rs. 5000 food and accommodation will be adjusted against the stipend.
<b>Total positions available</b>	30 (approx..)
<b>Last Date to Apply</b>	April 30, 2025 11.59 PM
<b>Application Link</b>	<a href="https://forms.gle/iqVZCZLQxXbtNz4t7">https://forms.gle/iqVZCZLQxXbtNz4t7</a>

## Selection Procedure

Project mentors will go through the applications and select interns for the project. Project mentors may optionally choose to interview short-listed candidates. The decision of the project mentors is final.

## Application Procedure

1. Carefully go through the list of projects listed in this document.
2. You may apply by filling in the form with all requested details.
3. Prepare and upload a recently updated resume as part of the application form. Ensure there is a section titled “**Skills and Competencies**” in your resume where you list specific skills and abilities.

## Project Descriptions

A brief description of the projects is provided for your reference. In order to enable a quick selection process, students are advised to apply only for those projects where the student meets the stated requirements. Go to the application link only after going through project requirements.

Project-Code	2025-P030
Faculty-in-charge	Prof. Amrita Mishra
Lab/Center Name	Networking and communication research lab
Project title	Machine learning for future communication systems
Brief project description	
Skills / Competencies	Basics of linear algebra, probability/random variables, communication systems, signal processing

Project-Code	2025-P005
Faculty-in-charge	Prof. Thangaraju B
Lab/Center Name	CTRI-DG
Project title	Accelerating Software Delivery: Implementing a DevOps CI/CD Pipeline
Brief project description	This project focuses on building a complete DevOps CI/CD pipeline to automate and accelerate software development and deployment processes. By integrating development, testing, and operations, the goal is to streamline workflows, minimize manual errors, and enable faster time-to-market.
Skills / Competencies	<ul style="list-style-type: none"><li>• Programming in Python / Java / JavaScript</li><li>• Familiarity with Git, CI/CD tools, Docker, and Kubernetes</li><li>• Experience writing automated tests and shell scripts (Bash)</li><li>• Understanding of DevOps principles</li></ul>

Project-Code	2025-P024
Faculty-in-charge	Prof. Viswanath G
Lab/Center Name	3D Vision and Language
Project title	Language Guided Object Navigation in 3D Indoor Scenes
Brief project description	Autonomous movement inside indoor spaces guided by language instructions and vision + depth data. Expected learning outcome involves handling exposure to 3D indoor databases, training vision and language models

<b>Skills / Competencies</b>	Computer Vision , Reinforcement Learning
------------------------------	--

<b>Project-Code</b>	2025-P054
<b>Faculty-in-charge</b>	Prof. Srinath Srinivasa
<b>Lab/Center Name</b>	Web Science Lab (WSL)
<b>Project title</b>	IUDX Web Development (UI)
<b>Brief project description</b>	A responsive portal interface enabling users to view, grant, and revoke data sharing permissions with intuitive dashboards and consent management workflows.
<b>Skills / Competencies</b>	React, Figma(knowledge is a plus)

<b>Project-Code</b>	2025-P063
<b>Faculty-in-charge</b>	Prof. Kurian Polachan
<b>Lab/Center Name</b>	Connected Devices and Wearables Lab
<b>Project title</b>	Developing Hardware Systems for Internet of Bodies
<b>Brief project description</b>	Developing hardware components, e.g., wearables/communication modules for Internet of Bodies. Gain hands on experience with circuit design and embedded system development.
<b>Skills / Competencies</b>	Embedded Systems, Circuit Design

<b>Project-Code</b>	2025-P041
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - Templates
<b>Brief project description</b>	Create Backend Templates for chosen use cases Create Frontend templates for chosen use cases Create a template marketplace in the RASP Designer
<b>Skills / Competencies</b>	React + SpringBoot

<b>Project-Code</b>	2025-P048
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	Center for Internet of Ethical Things
<b>Project title</b>	GRAIL4ES - Guard Rail Architecture for Ethical Software

<b>Brief project description</b>	Project involves creation of software development framework that enables Java applications to be ethically compliant
<b>Skills / Competencies</b>	Software Architecture course and/or Data Modeling course; Strong / deep knowledge of Java and design patterns; database programming

<b>Project-Code</b>	2025-P034
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - Architecture
<b>Brief project description</b>	Microservice, Testing Load balancing with multiple application servers
<b>Skills / Competencies</b>	Java SpringBoot

<b>Project-Code</b>	2025-P039
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - AI
<b>Brief project description</b>	Explore AI tools - bolt.new, <a href="https://www.bygggr.ai/">https://www.bygggr.ai/</a> Code generationioin using LLMs/AI tools
<b>Skills / Competencies</b>	LLM - Generative AI

<b>Project-Code</b>	2025-P012
<b>Faculty-in-charge</b>	Prof. Madhav Rao
<b>Lab/Center Name</b>	Intelligent Hardware Systems Lab
<b>Project title</b>	AI Hardware Accelerator Design
<b>Brief project description</b>	Demonstrate a working prototype of AI Hardware Accelerator to be adopted by industry and possible publication in international conference or reputed journal.
<b>Skills / Competencies</b>	Verilog , Python, ASIC flow, FPGA flow, RISC-V architecture

<b>Project-Code</b>	2025-P036
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan

<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - Workflow
<b>Brief project description</b>	Workflow integration Rules engine -- Drools Maestro/Netflix Workflow support in the designer n8n
<b>Skills / Competencies</b>	Java SpringBoot/React

<b>Project-Code</b>	2025-P058
<b>Faculty-in-charge</b>	Prof. Madhav Rao
<b>Lab/Center Name</b>	Intelligent Hardware Systems Lab
<b>Project title</b>	Hardware Design of Filters
<b>Brief project description</b>	Design & Characterize the hardware design of filter & processing
<b>Skills / Competencies</b>	Python, Verilog, ASIC flow, FPGA flow, Circuit Theory, Basics of ML

<b>Project-Code</b>	2025-P059
<b>Faculty-in-charge</b>	Prof. Madhav Rao
<b>Lab/Center Name</b>	Intelligent Hardware system Lab
<b>Project title</b>	Compute Engine & Memory Design
<b>Brief project description</b>	Compute Engine & Memory Design
<b>Skills / Competencies</b>	Python, Verilog, ASIC flow, FPGA flow, Circuit Theory, Basics of ML

<b>Project-Code</b>	2025-P060
<b>Faculty-in-charge</b>	Prof. Madhav Rao
<b>Lab/Center Name</b>	Intelligent Hardware Systems Lab
<b>Project title</b>	Sensors & Actuators Design
<b>Brief project description</b>	Sensors & Actuators Design
<b>Skills / Competencies</b>	CAD design, 3D Printing, ROS, Microcontroller, Sensors Interface, Circuit design skills

<b>Project-Code</b>	2025-P061
<b>Faculty-in-charge</b>	Prof. Ashok Balakrishnan
<b>Lab/Center Name</b>	Complex Systems & Soft Matter Physics (CSSMP)
<b>Project title</b>	Quantum computation and nonlinear oscillators
<b>Brief project description</b>	The project involves theoretical (analytical & computational) studies where dynamical systems theory & mathematical modelling are used along with quantum mechanics in investigating systems in the context of quantum computation & quantum sensing.
<b>Skills / Competencies</b>	Sound knowledge of basic quantum mechanics, with good coding skills. Knowledge of nonlinear dynamics is desirable.

<b>Project-Code</b>	2025-P033
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - Inbuilt services
<b>Brief project description</b>	Document management service, Notification service, Compression service, image processing service
<b>Skills / Competencies</b>	Java SpringBoot

<b>Project-Code</b>	2025-P018
<b>Faculty-in-charge</b>	Prof. Sakshi Arora
<b>Lab/Center Name</b>	
<b>Project title</b>	Analog layout and tapeout setup
<b>Brief project description</b>	
<b>Skills / Competencies</b>	Analog Layout

<b>Project-Code</b>	2025-P006
<b>Faculty-in-charge</b>	Prof. V Sridhar
<b>Lab/Center Name</b>	
<b>Project title</b>	Analyzing spectrum auction data
<b>Brief project description</b>	Analyzing and visualizing large scale radio spectrum pricing data including recent 5G auctions

<b>Skills / Competencies</b>	data analytics, visualization
------------------------------	-------------------------------

<b>Project-Code</b>	2025-P029
<b>Faculty-in-charge</b>	Prof. Sujit Kumar Chakrabarti
<b>Lab/Center Name</b>	Software Engineering and Analysis Laboratory
<b>Project title</b>	Automated Test Generation for Library Software
<b>Brief project description</b>	Algorithm for auto-generating complex data-structures for testing library software
<b>Skills / Competencies</b>	Programming languages, model checking basics, fuzz testing

<b>Project-Code</b>	2025-P035
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - RBAC
<b>Brief project description</b>	Enhancements to RBAC
<b>Skills / Competencies</b>	Java SpringBoot/React

<b>Project-Code</b>	2025-P037
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP Designer and Frontend
<b>Brief project description</b>	Responsive layout design support in the designer
<b>Skills / Competencies</b>	React

<b>Project-Code</b>	2025-P040
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - DevOps

<b>Brief project description</b>	Create CI/CD Pipeline for RASP project
<b>Skills / Competencies</b>	DevOps Technology

<b>Project-Code</b>	2025-P049
<b>Faculty-in-charge</b>	Prof. Madhav Rao
<b>Lab/Center Name</b>	Intelligent Hardware Systems Lab
<b>Project title</b>	Hardware Security
<b>Brief project description</b>	Demonstrate a working prototype on either AES, ECC or ECDSA processor design.
<b>Skills / Competencies</b>	Python, Verilog, ASIC flow, FPGA flow, Circuit Theory, Basics of ML

<b>Project-Code</b>	2025-P050
<b>Faculty-in-charge</b>	Prof. Srinath Srinivasa
<b>Lab/Center Name</b>	Web Science Lab (WSL)
<b>Project title</b>	IndicNLP
<b>Brief project description</b>	Working with noisy/uncleaned audio files to extract transcripts using different ASR models, setup an NLP pipeline for knowledge management using the extracted transcripts. Also using the transcripts for additional analysis such as KWIC, and for tasks like question-answering.
<b>Skills / Competencies</b>	Knowledge of basic NLP tasks

<b>Project-Code</b>	2025-P051
<b>Faculty-in-charge</b>	Prof. Madhav Rao
<b>Lab/Center Name</b>	Intelligent Hardware Systems Lab
<b>Project title</b>	In-Memory Computing
<b>Brief project description</b>	Demonstrate IMC working prototype for CNN
<b>Skills / Competencies</b>	Python, Algorithms, Verilog, Analog Circuits, Digital Design

<b>Project-Code</b>	2025-P056
---------------------	-----------



Faculty-in-charge	Prof. Madhav Rao
Lab/Center Name	Intelligent Hardware Systems Lab
Project title	GEMM Accelerators
Brief project description	Demonstrate working of a fast GEMM hardware accelerators
Skills / Competencies	Python, Verilog, FPGA flow, ASIC flow, Circuit Theory, ML

<b>Project-Code</b>	2025-P057
<b>Faculty-in-charge</b>	Prof. Madhav Rao
<b>Lab/Center Name</b>	Intelligent Hardware Systems Lab
<b>Project title</b>	Systolic Array Generator
<b>Brief project description</b>	Demonstrate working of Systolic Generator
<b>Skills / Competencies</b>	Python, Verilog, FPGA flow, ASIC flow, Circuit Theory, ML

<b>Project-Code</b>	2025-P038
<b>Faculty-in-charge</b>	Prof. Chandrashekar Ramanathan
<b>Lab/Center Name</b>	CTRI
<b>Project title</b>	RASP - Testing
<b>Brief project description</b>	Platform Code Coverage Testcases Frontend automated testing Mobile App testing
<b>Skills / Competencies</b>	Java SpringBoot Testing frameworks and tools